



## 650V(D-S) N-Channel Enhancement Mode Power MOS FET

**General Features**

- $V_{DS} = 650V, I_D = 12A$
- $R_{DS(ON)} < 0.8 \Omega @ V_{GS}=10V$
- High density cell design for ultra low  $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

**Lead Free****Marking and pin assignment****PIN Configuration****Schematic diagram****TO-220F top view****Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
MSN6512F	MSN6512F	TO-220F-3L	-	-	-

**Absolute Maximum Ratings ( $T_C=25^\circ C$  unless otherwise noted)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	650	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Drain Current-Continuous	$I_D$	12	A
Drain Current-Continuous( $T_C=100^\circ C$ )	$I_D (100^\circ C)$	6	A
Pulsed Drain Current	$I_{DM}$	48	A
Maximum Power Dissipation	$P_D$	60	W
Derating factor		0.4	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	$E_{AS}$	850	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 155	$^\circ C$

**Thermal Characteristic**

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	2.5	°C/W
--	-----------------	-----	------

**Electrical Characteristics ( $T_c=25^\circ C$  unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$V_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	650	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=650V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 30V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	3	-	5.0	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=5.0A$	-	-	0.8	$\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=40V, I_D=6A$	-	13	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$C_{iss}$	$V_{DS}=25V, V_{GS}=0V,$ $F=1.0MHz$	-	1790	-	PF
Output Capacitance	$C_{oss}$		-	175	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	23	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=300V, I_D=12A, R_L=25\Omega$ $V_{GS}=10V, R_G=2.5\Omega$	-	78	-	nS
Turn-on Rise Time	$t_r$		-	133	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	233	-	nS
Turn-Off Fall Time	$t_f$		-	104	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=480V, I_D=12A,$ $V_{GS}=10V$	-	39	-	nC
Gate-Source Charge	$Q_{gs}$		-	8.5	-	nC
Gate-Drain Charge	$Q_{gd}$		-	20	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$V_{SD}$	$V_{GS}=0V, I_S=12A$	-		1.4	V
Diode Forward Current <sup>(Note 2)</sup>	$I_S$		-	-	12.0	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^\circ C, IF = 12.0A$ $di/dt = 100A/\mu s$ <sup>(Note 3)</sup>	-	418	-	nS
Reverse Recovery Charge	$Q_{rr}$		-	4.85	-	$\mu C$
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. E<sub>AS</sub> condition:  $j=25^\circ C, V_{DD}=50V, V_G=10V, L=0.5mH, R_G=25\Omega$

## Typical Electrical and Thermal Characteristics (Curves)




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms





Figure 11. Normalized Thermal Transient Impedance Curve

## TO-220F-3L Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.300	4.700	0.169	0.185
A1	1.300REF		0.051REF	
A2	2.800	3.200	0.110	0.126
A3	2.500	2.900	0.098	0.114
b	0.500	0.750	0.020	0.030
b1	1.100	1.350	0.043	0.053
b2	1.500	1.750	0.059	0.069
c	0.500	0.750	0.020	0.030
D	9.960	10.360	0.392	0.408
E	14.800	15.200	0.583	0.598
e	2.540TYP.		0.100TYP	
F	2.700REF		0.106REF	
Φ	3.500REF		0.138REF	
h1	0.800REF		0.031REF	
h2	0.500REF		0.020REF	
L	28.000	28.400	1.102	1.118
L1	1.700	1.900	0.067	0.075
L2	1.900	2.100	0.075	0.083