

100V(D-S) N-Channel Enhancement Mode Power MOS FET

**General Features**


- $V_{DS} = 100V, I_D = 6A$   
 $R_{DS(ON)} < 140m\Omega @ V_{GS}=10V$  (Typ:110m $\Omega$ )
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation



**Lead Free**



**Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Marking and pin assignment

**PIN Configuration**



Schematic diagram

**Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
MSN1006U	MSN1006U	SOT-223-3L	Ø330mm	12mm	2500 units

**Absolute Maximum Ratings ( $T_A=25^\circ C$  unless otherwise noted)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	6	A
Drain Current-Pulsed <sup>(Note 1)</sup>	$I_{DM}$	24	A
Maximum Power Dissipation	$P_D$	3	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

**Thermal Characteristic**

Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	41.7	$^\circ C/W$
---	-----------------	------	--------------

**Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	100	110	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
<b>On Characteristics</b> (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.2	1.8	2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =5A	-	110	140	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =2.9A	-	8	-	S
<b>Dynamic Characteristics</b> (Note4)						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, F=1.0MHz	-	690	-	PF
Output Capacitance	C <sub>OSS</sub>		-	120	-	PF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	90	-	PF
<b>Switching Characteristics</b> (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =30V, I <sub>D</sub> =2A, R <sub>L</sub> =15Ω V <sub>GS</sub> =10V, R <sub>G</sub> =2.5Ω	-	11	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	7.4	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	35	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	9.1	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =30V, I <sub>D</sub> =3A, V <sub>GS</sub> =10V	-	15.5	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	3.2	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	4.7	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =6A	-	-	1.2	V
Diode Forward Current (Note 2)	I <sub>S</sub>		-	-	6	A

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to product

**Test Circuit**


**1)  $E_{AS}$  test circuit**



**2) Gate charge test circuit**



**3) Switch Time Test Circuit**



Typical Electrical and Thermal Characteristics (curves)

Figure1. Source-Drain Diode Forward Voltage




Figure2. Safe operating area




Figure3. Output characteristics




Figure4. Transfer characteristics




Figure5. Static drain-source on resistance




Figure6.  $R_{DS(ON)}$  vs Junction Temperature




Figure7.  $BV_{DSS}$  vs Junction Temperature




Figure8.  $V_{GS(th)}$  vs Junction Temperature




Figure9. Gate charge waveforms




Figure10. Capacitance






Figure11. Normalized Maximum Transient Thermal Impedance

**SOT-223 Package Information**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.520	1.800	0.060	0.071
A1	0.000	0.100	0.000	0.004
A2	1.500	1.700	0.059	0.067
b	0.660	0.820	0.026	0.032
c	0.250	0.350	0.010	0.014
D	6.200	6.400	0.244	0.252
D1	2.900	3.100	0.114	0.122
E	3.300	3.700	0.130	0.146
E1	6.830	7.070	0.269	0.278
e	2.300(BSC)		0.091(BSC)	
e1	4.500	4.700	0.177	0.185
L	0.900	1.150	0.035	0.045
θ	0°	10°	0°	10°

**Notes**

1. All dimensions are in millimeters.
2. Tolerance  $\pm 0.10\text{mm}$  (4 mil) unless otherwise specified
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.