

## 100V(D-S) N-Channel Enhancement Mode Power MOS FET

**General Features**

- $V_{DS} = 100V, I_D = 6A$
- $R_{DS(ON)} < 140m\Omega @ V_{GS}=10V$  (Typ:110m $\Omega$ )
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation




Lead Free

**Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

**PIN Configuration**

TO-92 view



Schematic diagram

**Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
	MSN1006T	TO-92	-	-	-

**Absolute Maximum Ratings ( $T_A=25^\circ C$  unless otherwise noted)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	6	A
Drain Current-Pulsed <sup>(Note 1)</sup>	$I_{DM}$	24	A
Maximum Power Dissipation	$P_D$	3	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	°C

**Thermal Characteristic**




Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	41.7	°C/W
---	-----------------	------	------

**Electrical Characteristics ( $T_A=25^\circ\text{C}$  unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100	110	-	V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.2	1.8	2.5	V
Drain-Source On-State Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=5\text{A}$	-	110	140	$\text{m}\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=2.9\text{A}$	-	8	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	690	-	PF
Output Capacitance	$C_{\text{oss}}$		-	120	-	PF
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	90	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=30\text{V}, I_{\text{D}}=2\text{A}, R_{\text{L}}=15\Omega$ $V_{\text{GS}}=10\text{V}, R_{\text{G}}=2.5\Omega$	-	11	-	nS
Turn-on Rise Time	$t_r$		-	7.4	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	35	-	nS
Turn-Off Fall Time	$t_f$		-	9.1	-	nS
Total Gate Charge	$Q_g$	$V_{\text{DS}}=30\text{V}, I_{\text{D}}=3\text{A}, V_{\text{GS}}=10\text{V}$	-	15.5	-	nC
Gate-Source Charge	$Q_{\text{gs}}$		-	3.2	-	nC
Gate-Drain Charge	$Q_{\text{gd}}$		-	4.7	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_{\text{s}}=6\text{A}$	-	-	1.2	V
Diode Forward Current <sup>(Note 2)</sup>	$I_{\text{s}}$		-	-	6	A


**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production


**Test Circuit****1) E<sub>AS</sub> test circuit****2) Gate charge test circuit****3) Switch Time Test Circuit**

## Typical Electrical and Thermal Characteristics (curves)


**Figure1. Source-Drain Diode Forward Voltage**




**Figure2. Safe operating area**




**Figure3. Output characteristics**




**Figure4. Transfer characteristics**








**Figure5. Static drain-source on resistance**




**Figure6.  $R_{DS(\text{ON})}$  vs Junction Temperature**



**Figure7.  $BV_{DSS}$  vs Junction Temperature****Figure8.  $V_{GS(th)}$  vs Junction Temperature****Figure9. Gate charge waveforms****Figure10. Capacitance****Figure11. Normalized Maximum Transient Thermal Impedance**

## TO-92 Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	3.300	3.700	0.130	0.146
A1	1.100	1.400	0.043	0.055
b	0.380	0.550	0.015	0.022
c	0.360	0.510	0.014	0.020
D	4.400	4.700	0.173	0.185
D1	3.430		0.135	
E	4.300	4.700	0.169	0.185
e	1.270 TYP		0.050 TYP	
e1	2.440	2.640	0.096	0.104
L	14.100	14.500	0.555	0.571
Φ		1.600		0.063
h	0.000	0.380	0.000	0.015

## Notes

1. All dimensions are in millimeters.
2. Tolerance  $\pm 0.10\text{mm}$  (4 mil) unless otherwise specified
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.