


## 100V(D-S) N-Channel Enhancement Mode Power MOS FET

**General Features**

- $V_{DS} = 100V, I_D = 2A$
- $R_{DS(ON)} < 240m\Omega @ V_{GS}=10V$  (Typ:200m $\Omega$ )
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

**Lead Free****Application**


- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Marking and pin Assignment

**PIN Configuration**

SOT-23 top view



Schematic diagram

**Package Marking And Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
	MSN1002	SOT-23	Ø180mm	8 mm	3000 units

**Absolute Maximum Ratings ( $T_A=25^\circ C$  unless otherwise noted)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	2	A
Drain Current-Pulsed <sup>(Note 1)</sup>	$I_{DM}$	5	A
Maximum Power Dissipation	$P_D$	1.25	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	°C

**Thermal Characteristic**




Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	100	°C/W
---	-----------------	-----	------

**Electrical Characteristics ( $T_A=25^\circ\text{C}$  unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100	110	-	V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <small>(Note 3)</small>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.2	1.8	2.5	V
Drain-Source On-State Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=1\text{A}$	-	200	240	$\text{m}\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=1\text{A}$	1	-	-	S
<b>Dynamic Characteristics</b> <small>(Note 4)</small>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=50\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	190	-	PF
Output Capacitance	$C_{\text{oss}}$		-	22	-	PF
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	13	-	PF
<b>Switching Characteristics</b> <small>(Note 4)</small>						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=1.3\text{A}, R_{\text{L}}=39\Omega$ $V_{\text{GS}}=10\text{V}, R_{\text{G}}=1\Omega$	-	6	-	nS
Turn-on Rise Time	$t_r$		-	10	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	10	-	nS
Turn-Off Fall Time	$t_f$		-	6	-	nS
Total Gate Charge	$Q_g$	$V_{\text{DS}}=50\text{V}, I_{\text{D}}=1.3\text{A}, V_{\text{GS}}=10\text{V}$	-	5.2	-	nC
Gate-Source Charge	$Q_{\text{gs}}$		-	0.75	-	nC
Gate-Drain Charge	$Q_{\text{gd}}$		-	1.4	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <small>(Note 3)</small>	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_{\text{s}}=1.3\text{A}$	-	-	1.2	V
Diode Forward Current <small>(Note 2)</small>	$I_{\text{s}}$		-	-	2	A

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production

**Test Circuit****1) E<sub>AS</sub> test circuit****2) Gate charge test circuit****3) Switch Time Test Circuit**

### Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds



Figure 9  $BV_{DSS}$  vs Junction Temperature

Figure 8 Safe Operation Area




Figure 10 Power De-rating







Figure 11 Normalized Maximum Transient Thermal Impedance

## SOT-23 Package Information

Dimensions in Millimeters (UNIT:mm)



Symbol	Dimensions in Millimeters	
	MIN.	MAX.
<b>A</b>	<b>0.900</b>	<b>1.150</b>
<b>A1</b>	<b>0.000</b>	<b>0.100</b>
<b>A2</b>	<b>0.900</b>	<b>1.050</b>
<b>b</b>	<b>0.300</b>	<b>0.500</b>
<b>c</b>	<b>0.080</b>	<b>0.150</b>
<b>D</b>	<b>2.800</b>	<b>3.000</b>
<b>E</b>	<b>1.200</b>	<b>1.400</b>
<b>E1</b>	<b>2.250</b>	<b>2.550</b>
<b>e</b>	<b>0.950TYP</b>	
<b>e1</b>	<b>1.800</b>	<b>2.000</b>
<b>L</b>	<b>0.550REF</b>	
<b>L1</b>	<b>0.300</b>	<b>0.500</b>
<b>θ</b>	<b>0°</b>	
	<b>8°</b>	

## NOTES

1. All dimensions are in millimeters.
2. Tolerance  $\pm 0.10\text{mm}$  (4 mil) unless otherwise specified
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.